ChampSim
|
#include <dram_controller.h>
Classes | |
struct | BANK_REQUEST |
struct | request_type |
Public Types | |
using | response_type = typename champsim::channel::response_type |
using | value_type = request_type |
using | queue_type = std::vector< std::optional< value_type > > |
using | request_array_type = std::array< BANK_REQUEST, DRAM_RANKS *DRAM_BANKS > |
using | stats_type = dram_stats |
Public Member Functions | |
void | check_collision () |
void | print_deadlock () |
Public Attributes | |
queue_type | WQ {DRAM_WQ_SIZE} |
queue_type | RQ {DRAM_RQ_SIZE} |
request_array_type | bank_request = {} |
request_array_type::iterator | active_request = std::end(bank_request) |
bool | write_mode = false |
uint64_t | dbus_cycle_available = 0 |
stats_type | roi_stats |
stats_type | sim_stats |
using DRAM_CHANNEL::queue_type = std::vector<std::optional<value_type> > |
using DRAM_CHANNEL::request_array_type = std::array<BANK_REQUEST, DRAM_RANKS * DRAM_BANKS> |
using DRAM_CHANNEL::response_type = typename champsim::channel::response_type |
using DRAM_CHANNEL::stats_type = dram_stats |
using DRAM_CHANNEL::value_type = request_type |
void DRAM_CHANNEL::check_collision | ( | ) |
void DRAM_CHANNEL::print_deadlock | ( | ) |
request_array_type::iterator DRAM_CHANNEL::active_request = std::end(bank_request) |
request_array_type DRAM_CHANNEL::bank_request = {} |
uint64_t DRAM_CHANNEL::dbus_cycle_available = 0 |
stats_type DRAM_CHANNEL::roi_stats |
queue_type DRAM_CHANNEL::RQ {DRAM_RQ_SIZE} |
stats_type DRAM_CHANNEL::sim_stats |
queue_type DRAM_CHANNEL::WQ {DRAM_WQ_SIZE} |
bool DRAM_CHANNEL::write_mode = false |